Multimedia Acceleration eXtensions

Multimedia Acceleration eXtensions

The Multimedia Acceleration eXtensions or MAX are instruction set extensions to the Hewlett-Packard PA-RISC instruction set architecture (ISA).

MAX was developed to improve the performance of multimedia applications that were becoming more prevalent during the 1990s.

MAX instructions operate on 32- or 64-bit SIMD data types consisting of multiple 16-bit integers packed in general purpose registers. The available functionality includes additions, subtractions and shifts.

The first version, MAX-1, was for the 32-bit PA-RISC 1.1 ISA. The second version, MAX-2, was for the 64-bit PA-RISC 2.0 ISA.

Contents

Implementations

MAX-1 was first implemented with the PA-7100LC in 1994. It is usually attributed as being the first SIMD extensions to an ISA. The second version, MAX-2, was for the 64-bit PA-RISC 2.0 ISA. It was first implemented in the PA-8000 microprocessor released in 1996.

MAX-1

Instruction Description
HADD Parallel add with modulo arithmetic
HADD,ss Parallel add with signed saturation
HADD,us Parallel add with unsigned saturation
HSUB Parallel subtract with modulo arithmetic
HSUB,ss Parallel subtract with signed saturation
HSUB,us Parallel subtract with unsigned saturation
HAVE Parallel average
HSHLADD Parallel shift left and add with signed saturation
HSHRADD Parallel shift right and add with signed saturation

MAX-2

MAX-2 instructions operate on multiple integers in 64-bit quantities. All have a one cycle latency in the PA-8000 microprocessor and its derivatives.

Instruction Description
HADD Parallel add with modulo arithmetic
HADD,ss Parallel add with signed saturation
HADD,us Parallel add with unsigned saturation
HSUB Parallel subtract with modulo arithmetic
HSUB,ss Parallel subtract with signed saturation
HSUB,us Parallel subtract with unsigned saturation
HSHLADD Parallel shift left and add with signed saturation
HSHRADD Parallel shift right and add with signed saturation
HAVG Parallel average
HSHR Parallel shift right signed
HSHR,u Parallel shift right unsigned
HSHL Parallel shift left
MIXH Mix
MIXW Mix
PERMH Permute

References


Wikimedia Foundation. 2010.

Поможем решить контрольную работу

Look at other dictionaries:

  • Multimedia Acceleration eXtensions — или MAX  набор процессорных инструкций, расширение системы команд Hewlett Packard PA RISC. Разработан для улучшения производительности в мультимедийных приложениях, которые начали преобладать в 1990 х годах. Команды MAX оперируют 32 х или 64 …   Википедия

  • DirectX Video Acceleration — (DXVA) is a Microsoft API specification for the Microsoft Windows and Xbox 360 platforms that allows video decoding to be hardware accelerated. The pipeline allows certain CPU intensive operations such as iDCT, motion compensation and… …   Wikipedia

  • Diamond Multimedia — Headquarters Chatsworth, California Products Graphics cards, sound cards, Digital audio players Website …   Wikipedia

  • Advanced Vector Extensions — The Intel Advanced Vector Extensions is a set of SIMD instructions announced by Intel at the Spring Intel Developer Forum in April 2008. These instructions will appear on 2010 Intel processors such as Sandy Bridge.White papers are available at… …   Wikipedia

  • DEC Alpha — Alpha Designer Digital Equipment Corporation Bits 64 bit Introduced 1992 Design RISC Type Register Register Encoding Fixed …   Wikipedia

  • x86 — This article is about Intel microprocessor architecture in general. For the 32 bit generation of this architecture which is also called x86 , see IA 32. x86 Designer Intel, AMD Bits 16 bit, 32 bit, and/or 64 bit Introduced 1978 Design …   Wikipedia

  • MMX (instruction set) — Pentium with MMX MMX is a single instruction, multiple data (SIMD) instruction set designed by Intel, introduced in 1996 with their P5 based Pentium line of microprocessors, designated as Pentium with MMX Technology .[1] …   Wikipedia

  • SIMD — In computing, SIMD (Single Instruction, Multiple Data) is a technique employed to achieve data level parallelism, as in a vector processor. First made popular in large scale supercomputers (contrary to MIMD parallelization), smaller scale SIMD… …   Wikipedia

  • CPUID — The CPUID opcode is a processor supplementary instruction (its name derived from CPU IDentification) for the x86 architecture. It was introduced by Intel in 1993 when it introduced the Pentium and SL Enhanced 486 processors.[1] By using the CPUID …   Wikipedia

  • PA-RISC — (HP/PA) Designer Hewlett Packard Bits 64 bit (32→64) Introduced 1986 (1996 PA RISC 2.0) Version 2.0 (1996) Design RISC Encoding Fixed …   Wikipedia

Share the article and excerpts

Direct link
Do a right-click on the link above
and select “Copy Link”