- SSSE3
Supplemental Streaming SIMD Extension 3 (SSSE3) is
Intel 's name for the SSE instruction set's fourth iteration. The previous version wasSSE3 , and Intel have added an "S" rather than increment the version number, as they appear to consider it merely a revision of SSE3. Before Intel used the official name, it was often mistakenly referred to asSSE4 (which has caused some confusion in the community). It has also been referred to by the code names Tejas New Instructions (TNI) or Merom New Instructions (MNI) for the first processor designs intended to support it. Introduced in Intel'sCore Microarchitecture , SSSE3 is available in theXeon 5100 series (Server andWorkstation )processors and theIntel Core 2 (Notebook and Desktop) processors.SSSE3 contains 16 new discrete instructions over SSE3. Each can act on 64-bit MMX or 128-bit XMM registers. Therefore, Intel's materials refer to 32 new instructions. The earlier
SIMD instruction sets on thex86 platform, from oldest to newest, are MMX,3DNow! (developed byAMD ), SSE, 3DNow! Professional,SSE2 , andSSE3 .CPUs with SSSE3
*
Intel :
**Xeon 5100 Series
**Xeon 5300 Series
**Xeon 3000 Series
**Core 2 Duo
**Core 2 Extreme
**Core 2 Quad
**Pentium Dual Core
**Celeron 4xx Sequence Conroe-L
**Celeron Dual Core E1200
**Celeron M 500 series
**Atom
*VIA:
**NanoNew Instructions
In the table below, satsw(X) (read as 'saturate to signed word') takes a signed integer X, and converts it to -32768 if it's less than -32768, to +32767 if it's greater than 32767, and leaves it unchanged otherwise. As normal for the Intel architecture, bytes are 8 bits, words 16 bits, and dwords 32 bits; 'register' refers to an MMX or XMM vector register.
ee also
*SSE
*SSE2
*SSE3
*SSE4
*SSE5
*SIMD
*3DNow! Professional
*Intel Core 2
*Tejas and Jayhawk
*x86 instruction listings External links
* [http://download.intel.com/design/mobile/datashts/31407801.pdf Core 2 Mobile specifications]
* [ftp://download.intel.com/technology/architecture/new-instructions-paper.pdf Intel white-paper admitting the existence of SSSE3 and describing SSE4]
* [http://www.intel.com/design/processor/manuals/253667.pdf Instruction set documentation listing the functions of the SSSE3 instructions]
Wikimedia Foundation. 2010.