Multi-core

A multi-core processor (or chip-level multiprocessor, CMP) combines two or more independent cores into a single package composed of a single integrated circuit (IC), called a die, or more dies packaged together. The individual core is normally a CPU. A dual-core processor contains two cores, and a quad-core processor contains four cores. A multi-core microprocessor implements multiprocessing in a single physical package. A processor with all cores on a single die is called a monolithic processor. Cores in a multicore device may share a single coherent cache at the highest on-device cache level (e.g. L2 for the Intel Core 2) or may have separate caches (e.g. current AMD dual-core processors). The processors also share the same interconnect to the rest of the system. Each "core" independently implements optimizations such as superscalar execution, pipelining, and multithreading. A system with $n$ cores is effective when it is presented with $n$ or more threads concurrently. The most commercially significant (or at least the most 'obvious') multi-core processors are those used in personal computers (primarily from Intel and AMD) and game consoles ("e.g.", the eight-core Cell processor in the PS3 and the three-core Xenon processor in the Xbox 360). In this context, "multi" typically means a relatively small number of cores. However, the technology is widely used in other technology areas, especially those of embedded processors, such as network processors and digital signal processors, and in GPUs.

The amount of performance gained by the use of a multicore processor depends on the problem being solved and the algorithms used, as well as their implementation in software (Amdahl's law). For so-called "embarrassingly parallel" problems, a dual-core processor with two cores at 2GHz may perform very nearly as fast as a single core of 4GHz. [ [http://www.alienware.com/intro_pages/processors_101.aspx Alienware: Understanding Processor Performance! ] ] Other problems though may not yield so much speedup. This all assumes however that the software has been designed to take advantage of available parallelism. If it hasn't, there will not be any speedup at all. However, the processor will multitask better since it can run two programs at once, one on each core.

Terminology

There is some discrepancy in the semantics by which the terms "multi-core" and "dual-core" are defined. Most commonly they are used to refer to some sort of central processing unit (CPU), but are sometimes also applied to digital signal processors (DSP) and System-on-a-chip (SoC). Additionally, some use these terms to refer only to multi-core microprocessors that are manufactured on the "same" integrated circuit die. These people generally refer to separate microprocessor dies in the same package by another name, such as "multi-chip module", "double core"Fact|date=October 2007, or even "twin core".Fact|date=October 2007 This article uses both the terms "multi-core" and "dual-core" to reference microelectronic CPUs manufactured on the "same" integrated circuit, unless otherwise noted.

In contrast to multi-core systems, the term "multi-CPU" refers to multiple physically separate processing units (which often contain special circuitry to facilitate communication between each other).

The terms many-core and "massively multi-core" are sometimes used to describe multi-core architectures with an especially high number of cores(many tens or hundreds).

Development

While manufacturing technology continues to improve, reducing the size of single gates, physical limits of semiconductor-based microelectronics have become a major design concern. Some effects of these physical limitations can cause significant heat dissipation and data synchronization problems. The demand for more capable microprocessors causes CPU designers to use various methods of increasing performance. Some "instruction-level parallelism" (ILP) methods like superscalar pipelining are suitable for many applications, but are inefficient for others that tend to contain difficult-to-predict code. Many applications are better suited to thread level parallelism (TLP) methods, and multiple independent CPUs is one common method used to increase a system's overall TLP. A combination of increased available space due to refined manufacturing processes and the demand for increased TLP is the logic behind the creation of multi-core CPUs.

Commercial incentives

Several business motives drive the development of dual-core architectures. Since symmetric multiprocessing (SMP) designs have long been implemented using discrete CPUs, the issues regarding implementing the architecture and supporting it in software are well known.

Additionally,

*Utilizing a proven processing core design without architectural changes reduces design risk significantly.
*For general-purpose processors, much of the motivation for multi-core processors comes from greatly diminished gains in processor performance from increasing the operating frequency (frequency scaling). The "memory wall" and the "ILP wall" are the culprits in why system performance has not gained as much from continued processor frequency increases as was once seen. The "memory wall" refers to the increasing gap between processor and memory speeds, which pushes cache sizes larger to mask the latency to memory which helps only to the extent that memory bandwidth is not the bottleneck in performance. The "ILP wall" refers to increasing difficulty to find enough parallelism in the instructions stream of a single process to keep higher performance processor cores busy. Finally, the often cited, "power wall" refers to the trend of consuming double the power with each doubling of operating frequency (which is possible to contain to just doubling only if the processor is made smaller). The "power wall" poses manufacturing, system design and deployment problems that have not been justified in the face of the diminished gains in performance due to the "memory wall" and "ILP wall". Together, these three walls combine to motivate multicore processors.
*In order to continue delivering regular performance improvements for general-purpose processors, manufacturers such as Intel and AMD have turned to multi-core designs, sacrificing lower manufacturing costs for higher performance in some applications and systems.
*The terminology "dual-core" (and other multiples) lends itself to marketing efforts.

Multi-core architectures are being developed, but so are the alternatives. An especially strong contender for established markets is the further integration of peripheral functions into the chip.

Advantages

The proximity of multiple CPU cores on the same die allows the cache coherency circuitry to operate at a much higher clock rate than is possible if the signals have to travel off-chip. Combining equivalent CPUs on a single die significantly improves the performance of cache snoop (alternative: Bus snooping) operations. Put simply, this means that signals between different CPUs travel shorter distances, and therefore those signals degrade less. These higher quality signals allow more data to be sent in a given time period since individual signals can be shorter and do not need to be repeated as often.

Assuming that the die can fit into the package, physically, the multi-core CPU designs require much less Printed Circuit Board (PCB) space than multi-chip SMP designs. Also, a dual-core processor uses slightly less power than two coupled single-core processors, principally because of the decreased power required to drive signals external to the chip. Furthermore, the cores share some circuitry, like the L2 cache and the interface to the front side bus (FSB). In terms of competing technologies for the available silicon die area, multi-core design can make use of proven CPU core library designs and produce a product with lower risk of design error than devising a new wider core design. Also, adding more cache suffers from diminishing returns.

Disadvantages

In addition to operating system (OS) support, adjustments to existing software are required to maximize utilization of the computing resources provided by multi-core processors. Also, the ability of multi-core processors to increase application performance depends on the use of multiple threads within applications. The situation is improving: for example the American PC game developer Valve Corporation has stated that it will use multi core optimizations for the next version of its Source engine, shipped with "", the next installment of its "Half-Life" series. [ [http://www.bit-tech.net/gaming/2006/11/02/Multi_core_in_the_Source_Engin/1.html Multi-core in the Source Engine] ] [ [http://www.theregister.co.uk/2005/04/22/amd_dual-core_games/ AMD: dual-core not for gamers... yet] ] , and Crytek is developing similar technologies for CryEngine 2, which powers their game, "Crysis". Emergent Game Technologies' Gamebryo engine includes their Floodgate technology [ [http://www.emergent.net/index.php/homepage/products-and-services/floodgate Gamebryo's Floodgate page] ] which simplifies multicore development across game platforms. See Dynamic Acceleration Technology for the Santa Rosa platform for an example of a technique to improve single-thread performance on dual-core processors.

Integration of a multi-core chip drives production yields down and they are more difficult to manage thermally than lower-density single-chip designs. Intel has partially countered this first problem by creating its quad-core designs by combining two dual-core on a single die with a unified cache, hence any two working dual-core dies can be used, as opposed to producing four cores on a single die and requiring all four to work to produce a quad-core. From an architectural point of view, ultimately, single CPU designs may make better use of the silicon surface area than multiprocessing cores, so a development commitment to this architecture may carry the risk of obsolescence. Finally, raw processing power is not the only constraint on system performance. Two processing cores sharing the same system bus and memory bandwidth limits the real-world performance advantage. If a single core is close to being memory bandwidth limited, going to dual-core might only give 30% to 70% improvement. If memory bandwidth is not a problem, a 90% improvement can be expectedFact|date=December 2007. It would be possible for an application that used two CPUs to end up running faster on one dual-core if communication between the CPUs was the limiting factor, which would count as more than 100% improvement.

Hardware

Trends

The general trend in processor development has been from multi-core to many-core: from dual-, quad-, eight-core chips to ones with tens or even hundreds of cores. In addition, multi-core chips mixed with simultaneous multithreading, memory-on-chip, and special-purpose "heterogeneous" cores promise further performance and efficiency gains, especially in processing multimedia, recognition and networking applications. There is also a trend of improving energy efficiency by focusing on performance-per-watt with advanced fine-grain or ultra fine-grain power management and dynamic voltage and frequency scaling (DVFS), which is of particular interest for mobile computing (i.e. laptop computers and portable media players).

Architecture

One of the biggest areas for variety in multi-core architecture is the composition and balance of the cores themselves. Some architectures use one core design which is repeated consistently ("homogenous"), while others use a mixture of different cores, each optimized for a different role ("heterogenous").

:: As an example of this discussion, the article [http://www.eetimes.com/showArticle.jhtml?articleID=206105179 "CPU designers debate multi-core future"] by Rick Merritt, EE Times 2008,includes comments::: "Chuck Moore... suggested computers should be more like cellphones, using a variety of specialty cores to run modular software scheduled by a high-level applications programming interface.":: "... Atsushi Hasegawa, a senior chief engineer at Renesas, generally agreed. He suggested the cellphone's use of many specialty cores working in concert is a good model for future multi-core designs.":: "... Anant Agarwal, founder and chief executive of startup Tilera, took the opposing view. He said multi-core chips need to be homogenous collections of general-purpose cores to keep the software model simple. ..."

oftware impact

Software benefits from multicore architectures where code can be executed in parallel. Under most common operating systems this requires code to execute in separate threads or processes. Each application running on a system runs in its own process so multiple applications will benefit from multicore architectures. Each application may also have multiple threads but, in most cases, it must be specifically written to utilize multiple threads. Operating system software also tends to run many threads as a part of its normal operation. Running virtual machines will benefit from adoption of multiple core architectures since each virtual machine runs independently of others and can be executed in parallel.

Most application software is not written to use multiple concurrent threads intensively because of the challenge of doing so. A frequent pattern in multithreaded application design is where a single thread does the intensive work while other threads do much less. For example, a virus scan application may create a new thread for the scan process, while the GUI thread waits for commands from the user (e.g. cancel the scan). In such cases, multicore architecture is of little benefit for the application itself due to the single thread doing all heavy lifting and the inability to balance the work evenly across multiple cores. Programming truly multithreaded code often requires complex co-ordination of threads and can easily introduce subtle and difficult-to-find bugs due to the interleaving of processing on data shared between threads (thread-safety). Consequently, such code is much more difficult to debug than single-threaded code when it breaks. There has been a perceived lack of motivation for writing consumer-level threaded applications because of the relative rarity of consumer-level multiprocessor hardware. Although threaded applications incur little additional performance penalty on single-processor machines, the extra overhead of development has been difficult to justify due to the preponderance of single-processor machines.

As of September 2006, with the typical mix of mass-market applications the main benefit to an ordinary user from a multi-core CPU will be improved multitasking performance, which may apply more often than expected. Ordinary users are already running many threads; operating systems utilize multiple threads, as well as antivirus programs and other 'background processes' including audio and video controls. The largest boost in performance will likely be noticed in improved response time while running CPU-intensive processes, like antivirus scans, defragmenting, ripping/burning media (requiring file conversion), or searching for folders. For example, if the automatic virus scan initiates while a movie is being watched, the movie is far less likely to lag, as the antivirus program will be assigned to a different processor than the processor running the movie playback.

Given the increasing emphasis on multicore chip design, stemming from the grave thermal and power consumption problems posed by any further significant increase in processor clock speeds, the extent to which software can be multithreaded to take advantage of these new chips is likely to be the single greatest constraint on computer performance in the future. If developers are unable to design software to fully exploit the resources provided by multiple cores, then they will ultimately reach an insurmountable performance ceiling.

The telecommunications market had been one of the first that needed a new design of parallel datapath packet processing because there was a very quick adoption of these multiple core processors for the datapath and the control plane. These MPUs are going to replace the traditional Network Processors that were based on proprietary micro- or pico-code.

Parallel programming techniques can benefit from multiple cores directly. Some existing parallel programming models such as [http://www.cilk.com/ Cilk++] , OpenMP and MPI can be used on multi-core platforms. Intel introduced a new abstraction for C++ parallelism called TBB. Other research efforts include the Codeplay Sieve System, Cray's Chapel, Sun's Fortress, and IBM's X10.

Managing concurrency acquires a central role in developing parallel applications. The basic steps in designing parallel applications are:

; Partitioning : The partitioning stage of a design is intended to expose opportunities for parallel execution. Hence, the focus is on defining a large number of small tasks in order to yield what is termed a fine-grained decomposition of a problem.

; Communication : The tasks generated by a partition are intended to execute concurrently but cannot, in general, execute independently. The computation to be performed in one task will typically require data associated with another task. Data must then be transferred between tasks so as to allow computation to proceed. This information flow is specified in the communication phase of a design.

; Agglomeration : In the third stage, we move from the abstract toward the concrete. We revisit decisions made in the partitioning and communication phases with a view to obtaining an algorithm that will execute efficiently on some class of parallel computer. In particular, we consider whether it is useful to combine, or agglomerate, tasks identified by the partitioning phase, so as to provide a smaller number of tasks, each of greater size. We also determine whether it is worthwhile to replicate data and/or computation.

; Mapping : In the fourth and final stage of the parallel algorithm design process, we specify where each task is to execute. This mapping problem does not arise on uniprocessors or on shared-memory computers that provide automatic task scheduling.

On the other hand, on the server side, multicore processors are ideal because they allow many users to connect to a site simultaneously and have independent threads of execution. This allows for Web servers and application servers that have much better throughput.

Licensing

Typically, proprietary enterprise server software is licensed "per processor". In the past a CPU was a processor and most computers had only one CPU, so there was no ambiguity.

Now there is the possibility of counting cores as processors and charging a customer for multiple licenses for a multi-core CPU. However, the trend seems to be counting dual-core chips as a single processor as Microsoft, Intel, and AMD support this view. Microsoft have said they would treat a socket as a single processor [ [http://www.microsoft.com/licensing/highlights/multicore.mspx Multicore Processor Licensing ] ] .

Oracle counts an AMD or Intel dual-core CPU as a single processor but has other numbers for other types, especially for processors with more than two cores. IBM and HP count a multi-chip module as multiple processors. If multi-chip modules count as one processor, CPU makers have an incentive to make large expensive multi-chip modules so their customers save on software licensing. So it seems that the industry is slowly heading towards counting each die (see Integrated circuit) as a processor, no matter how many cores each die has. Intel has released Paxville which is really a multi-chip module but Intel is calling it a dual-core - because it uses only one socket. It is not clear yet how licensing will work for Paxville. This is an unresolved and thorny issue for software companies and customers of proprietary software, leading manyWho|date=August 2008 to consider open source alternativeFact|date=August 2008.

Embedded applications

An area of processor technology distinct from "mainstream" PCs is that of embedded computing. The same technological drivers towards multicore apply here too. Indeed, in many cases the application is a "natural" fit for multicore technologies, if the task can easily be partitioned between the different processors.

In addition, embedded software is typically developed for a specific hardware release, making issues of software portability, legacy code or supporting independent developers less critical than is the case for PC or enterprise computing. As a result, it is easier for developers to adopt new technologies and as a result there is a greater variety of multicore processing architectures and suppliers.

In network processing, it is now mainstream for devices to be multi-core, with companies such as Cavium Networks, Wintegra and Broadcom all manufacturing products with eight processors.

In digital signal processing the same trend applies: Texas Instruments has the three-core TMS320C6488, Freescale the four-core MSC8144 (and both have stated they are working on eight-core successors). Newer entries include the Storm-1 family from [http://www.streamprocessors.com Stream Processors, Inc] with 40 and 80 general purpose ALUs per chip, all programmable in C as a SIMD engine and Picochip with three-hundred processors on a single die, focused on communication applications.

Some systems use many soft microprocessor cores placed on a single FPGA.Each of "cores" can be considered a "semiconductor intellectual property core" as well as a CPU core.

Commercial examples

Hardware

*Ageia PhysX, a multi-core physics processing unit.
*Ambric Am2045, a 336-core Massively Parallel Processor Array (MPPA)
*AMD
**Athlon 64, Athlon 64 FX and Athlon 64 X2 family, dual-core desktop processors.
**Opteron, dual- and quad-core server/workstation processors.
**Phenom, triple- and quad-core desktop processors.
**Sempron X2, dual-core entry level processors.
**Turion 64 X2, dual-core laptop processors.
**Radeon and FireStream multi-core GPU/GPGPU (10 cores, 16 5-issue wide superscalar stream processors per core)
*Analog Devices Blackfin BF561, a symmetrical dual-core processor.
*ARM MPCore is a fully synthesizable multicore container for ARM9 and ARM11 processor cores, intended for high-performance embedded and entertainment applications.
*Azul Systems Vega 2, a 48-core processor.
*Broadcom SiByte SB1250, SB1255 and SB1455.
*Cradle Technologies CT3400 and CT3600, both multi-core DSPs.
*Cavium Networks Octeon, a 16-core MIPS MPU.
*HP PA-8800 and PA-8900, dual core PA-RISC processors.
*IBM
**POWER4, the world's first dual-core processor, released in 2001.
**POWER5, a dual-core processor, released in 2004.
**POWER6, a dual-core processor, released in 2007.
**PowerPC 970MP, a dual-core processor, used in the Apple Power Mac G5.
**Xenon, a triple-core, SMT-capable, PowerPC microprocessor used in the Microsoft Xbox 360 game console.
*IBM, Sony, and Toshiba Cell processor, a nine-core processor with one general purpose PowerPC core and eight specialized SPUs (Synergystic Processing Unit) optimized for vector operations used in the Sony PlayStation 3.
*Infineon Danube, a dual-core, MIPS-based, home gateway processor.
*Intel
**Celeron Dual Core, the first dual-core processor for the budget/entry-level market.
**Core Duo, a dual-core processor.
**Core 2 Duo, a dual-core processor.
**Core 2 Quad, a quad-core processor.
**Core i7, a quad-core processor, the successor of the Core 2 Duo and the Core 2 Quad.
**Itanium 2, a dual-core processor.
**Pentium D, a dual-core processor.
**Teraflops Research Chip (Polaris), an 3.16 GHz, 80-core processor prototype, which the company says will be released within the next five years [ [http://techfreep.com/intel-80-cores-by-2011.htm 80-core prototype from Intel] ] .
**Xeon dual-, quad- and hexa-core processors.
*IntellaSys
** SEAforth 40C18, a 40-core processor [ [http://www.embedded.com/products/integratedcircuits/210603674 "40-core processor with Forth-based IDE tools unveiled"] ]
** SEAforth24, a 24-core processor designed by Charles H. Moore
*Nvidia
**GeForce 9 multi-core GPU (8 cores, 16 scalar stream processors per core)
**GeForce 200 multi-core GPU (10 cores, 24 scalar stream processors per core)
**Tesla multi-core GPGPU (8 cores, 16 scalar stream processors per core)
*Parallax Propeller P8X32, an eight-core microcontroller.
*picoChip PC200 series 200-300 cores per device for DSP & wireless
*Plurality HAL series tightly coupled 16-256 cores, L1 shared memory, hardware synchronized processor.
*Rapport Kilocore KC256, a 257-core microcontroller with a PowerPC core and 256 8-bit "processing elements".
*Raza Microelectronics XLR, an eight-core MIPS MPU
* SiCortex "SiCortex node" has six MIPS64 cores on a single chip.
*Sun Microsystems
** MAJC 5200, two-core VLIW processor
**UltraSPARC IV and UltraSPARC IV+, dual-core processors.
**UltraSPARC T1, an eight-core, 32-thread processor.
**UltraSPARC T2, an eight-core, 64-concurrent-thread processor.
*Texas Instruments TMS320C80 MVP, a five-core multimedia video processor.
*Tilera TILE64, a 64-core processor
* [http://www.umiacs.umd.edu/users/vishkin/XMT/CompFrontiers08.pdf University of Maryland XMT] , a 64-core prototype
* XMOS Software Defined Silicon quad-core XS1-G4

oftware

*Commendo Voyager software service is a multi-core design running on Intel dual-core processors.
* [http://www.cilk.com/ Cilk++] , a simple set of extensions for C++, coupled with a powerful runtime system, to multicore-enable C++ applications.
* [http://www.cmpware.com/ Cmpware CMP-DK] , an Eclipse-based multicore simulation and software development environment.
* [http://www.qnx.com/ QNX] , Real Time Operating System (RTOS) for multicore systems.
* [http://www.ni.com/multicore/ NI LabVIEW] , Graphical programming language for multicore systems.
*Threading Building Blocks, a template library of algorithms, memory allocators, containers and other solutions for programming for multi-core processors in C++.
* [http://www.hoard.org/ Hoard] , Replacement memory allocator for multicore / multiprocessor systems.
* [http://softwarecommunity.intel.com/articles/eng/1613.htm] , Intel's Application Concurrency Audit Tool: CFinder
* [http://www.umiacs.umd.edu/users/vishkin/XMT/sw-release.html XMTC] , a modest extension of C, coupled with a complete XMT environment

Notes

# Digital signal processors, DSPs, have utilized multi-core architectures for much longer than high-end general purpose processors. A typical example of a DSP-specific implementation would be a combination of a RISC CPU and a DSP MPU. This allows for the design of products that require a general purpose processor for user interfaces and a DSP for real-time data processing; this type of design is common in mobile phones. In other applications, a growing number of companies have developed multi-core DSPs with very large numbers of processors.
# Two types of operating systems are able to utilize a dual-CPU multiprocessor: partitioned multiprocessing and symmetric multiprocessing (SMP). In a partitioned architecture, each CPU boots into separate segments of physical memory and operate independently; in an SMP OS, processors work in a shared space, executing threads within the OS independently.

ee also

*Multicore Association
*Multithreading (computer hardware)
*Multiprocessing
*Hyper-threading
*Symmetric multiprocessing (SMP)
*Simultaneous multithreading (SMT)
*Multitasking
*Parallel computing
*PureMVC MultiCore - a modular programmming framework
* XMTC
* Parallel_Random_Access_Machine

References

External links

* [http://view.eecs.berkeley.edu/wiki/Chip_Multi_Processor_Watch Parallel Computing Research wiki: "Chip Multiprocessor Comparison Chart"] "(Additions welcome)"
* [http://view.eecs.berkeley.edu A Berkeley View on the Parallel Computing Landscape] Argues for the desperate need to innovate around "manycore".
* [http://bmdfm.com BMDFM] : Binary Modular Dataflow Machine - Multi-core Runtime Environment (BMDFM)
* [http://www.intel.com/go/terascale/ Intel Tera-scale Computing Research Program]
* [http://www.cilk.com/multicore-blog/ Multicore Programming blog]
* [http://www.cilk.com/multicore-e-book/ e-Book on Multicore Programming] e-Book outlining multicore programming challenges, and the leading programming approaches to deal with them.
* [http://www.umiacs.umd.edu/users/vishkin/XMT/spaa07paper.pdf University Of Maryland's prototype PRAM]
* [http://sourceforge.net/projects/xmtc/ XMTC: PRAM-like Programming - Software release]