Athlon

Infobox Computer Hardware Cpu
name = Athlon


caption = AMD Athlon logo
produced-start = mid 1999
produced-end = 2005
slowest = 500 | slow-unit = MHz
fastest = 2.33 | fast-unit = GHz
fsb-slowest = 100 | fsb-slow-unit = MHz
fsb-fastest = 200 | fsb-fast-unit = MHz
size-from = 0.25
size-to = 0.13
manuf1 = AMD
core1 = K7 (Argon)
core2 = K75 (Pluto/Orion)
core3 = Thunderbird
core4 = Palomino
core5 = Thoroughbred A/B
core6 = Barton/Thorton
sock1 = Slot A
sock2 = Socket A
arch = x86

Athlon is the brand name applied to a series of different x86 processors designed and manufactured by AMD. The original Athlon, or "Athlon Classic", was the first seventh-generation x86 processor and, in a first, retained the initial performance lead it had over Intel's competing processors for a significant period of time. AMD has continued the "Athlon" name with the Athlon 64, an eighth-generation processor featuring x86-64 (later renamed AMD64) technology.

The Athlon made its debut on June 23, 1999. Athlon was the ancient Greek word for "Champion/trophy of the games".

Background

AMD ex-CEO and founder Jerry Sanders developed strategic partnerships during the late 1990s to improve AMD's presence in the PC market based on the success of the K6 architecture. One major partnership announced in 1998 paired AMD with semiconductor giant Motorola. [cite web|url=http://www.hpcwire.com/hpc-bin/artread.pl?direction=Current&articlenumber=13625 |title=Motorola Prepares to Manufacture AMD's Upcoming K7 Chip |publisher=HP |date=1998-08-07] In the announcement, Sanders referred to the partnership as creating a "virtual gorilla" that would enable AMD to compete with Intel on fabrication capacity while limiting AMD's financial outlay for new facilities. This partnership also helped to co-develop copper-based semiconductor technology, which would become a cornerstone of the K7 production process.

In August 1999, AMD released the Athlon (K7) processor. Notably, the design team was led by Dirk Meyer, one of the lead engineers on the DEC Alpha project. Jerry Sanders had approached many of the engineering staff to work for AMD as DEC wound the project down, and brought in a near-complete team of engineering experts. The balance of the Athlon design team comprised AMD K5 and K6 veterans.

By working with Motorola, AMD was able to refine copper interconnect manufacturing to the production stage about one year before Intel. The revised process permitted 180-nanometer processor production. The accompanying die-shrink resulted in lower power consumption, permitting AMD to increase Athlon clockspeeds to the 1 GHz range. [ [http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543_552~729,00.html AMD Announces First Revenue Shipments From Dresden "MEGAFAB"] , AMD Press Release, June 5, 2000.] AMD found processor yields on the new process exceeded expectations, and delivered high speed chips in volume in March 2000.

General architecture

Internally, the Athlon is a fully seventh generation x86 processor, the first of its kind. Like the AMD K5 and K6, the Athlon is a RISC microprocessor which decodes x86 instructions into its own internal instructions at runtime. The CPU is an out-of-order design, again like previous post-5x86 AMD CPUs. The Athlon utilizes the DEC Alpha EV6 bus architecture with double data rate (DDR) technology. This means that at 100 MHz the Athlon front side bus actually transfers at a rate similar to a 200 MHz single data rate bus (referred to as 200 MT/s), which was superior to the method used on Intel's Pentium III (with SDR bus speeds of 100 MHz and 133 MHz).

AMD designed the CPU with more robust x86 instruction decoding capabilities than that of K6, to enhance its ability to keep more data in-flight at once. Athlon's CISC to RISC decoder triplet could potentially decode 6 x86 operations per clock, although this was somewhat unlikely in real-world use.Hsieh, Paul. [http://www.azillionmonkeys.com/qed/cpujihad.shtml 7th Generation CPU Comparisons] .] The critical branch predictor unit, essential to keeping the pipeline busy, was enhanced compared to what was onboard the K6. Deeper pipelining with more stages allowed higher clock speeds to be attained. [De Gelas, Johan. [http://www.aceshardware.com/Spades/read.php?article_id=50 The Secrets of High Performance CPUs, Part 1] , Ace's Hardware, September 29, 1999.] Whereas the AMD K6-III+ topped out at 570 MHz due to its short pipeline, even when built on the 180 nm process, the Athlon was capable of going much higher.

AMD ended its long-time handicap with floating point x87 performance by designing a super-pipelined, out-of-order, triple-issue floating point unit. Each of its 3 units were tailored to be able to calculate an optimal type of instructions with some redundancy. By having separate units, it was possible to operate on more than one floating point instruction at once. This FPU was a huge step forward for AMD. While the K6 FPU had looked anemic compared to the Intel P6 FPU, with Athlon this was no longer the case. [Pabst, Thomas. [http://www.tomshardware.com/1999/08/23/performance/page7.html Performance-Showdown between Athlon and Pentium III] , Tom's Hardware, August 23, 1999.]

The 3DNow! floating point SIMD technology, again present, received some revisions and a name change to "Enhanced 3DNow!". Additions included DSP instructions and an implementation of the extended MMX subset of Intel SSE. [Womack, Tom. [http://www.tom.womack.net/x86FAQ/faq_features.html Extensions to the x86 architecture] .]

CPU Caching onboard Athlon consisted of the typical two levels. Athlon was the first x86 processor with a 128 KB [BDprefix|p=b] split level 1 cache; a 2-way associative, later 16-way, cache separated into 2×64 KB for data and instructions (Harvard architecture). This cache was double the size of K6's already large 2×32 KB cache, and quadruple the size of Pentium II and III's 2×16 KB L1 cache. The initial Athlon (Slot A, later renamed Athlon Classic) used 512 KB of level 2 cache separate from the CPU, on the processor cartridge board, running at 50% to 33% of core speed. This was done because the 250 nm manufacturing processes was too large to allow for on-die cache while maintaining cost-effective die size. Later Athlon CPUs, afforded greater transistor budgets by smaller 180 nm and 130 nm process nodes, moved to on-die L2 cache at full CPU clock speed.

Athlon

Athlon Classic

Athlon Classic launched on June 23, 1999. It showed superior performance compared to the reigning champion, Pentium III, in every benchmark. [Lal Shimpi, Anand. [http://www.anandtech.com/showdoc.aspx?i=1015 AMD Athlon] , August 9, 1999.]

Athlon Classic is a cartridge-based processor. The design, called Slot A, was quite similar to Intel's Slot 1 cartridge used for Pentium II and Pentium III; actually it used mechanically the same slot part as competing Intel CPUs (allowing motherboard manufacturers to save on costs) but reversed "upside-down" to prevent users putting in wrong CPUs (as they were completely signal incompatible). The cartridge allowed use of higher speed cache memory than is possible to put on the motherboard. Like Pentium II and the "Katmai"-core Pentium III, Athlon Classic used a 512 KB secondary cache. This cache, again like its competitors, ran at a fraction of the core clock rate and had its own 64-bit bus, called a "backside bus" that allowed concurrent system front side bus and cache accesses. [De Gelas, Johan. [http://www.aceshardware.com/read.jsp?id=71 Clash of Silicon, The Athlon 650] , Ace's Hardware, September 29, 1999.] Initially the L2 cache was set for half of the CPU clock speed, on up to 700 MHz Athlon CPUs. Faster Slot-A processors were forced to compromise with cache clock speed and ran at 2/5 (up to 850 MHz) or 1/3 (up to 1 GHz). [Lal Shimpi, Anand. [http://www.anandtech.com/showdoc.aspx?i=1189&p=2 AMD Athlon 1 GHz, 950 MHz, 900 MHz] , Anandtech, March 6, 2000, p.2.] The SRAM available at the time was incapable of matching the Athlon's clock scalability, due both to cache chip technology limitations and electrical/cache latency complications of running an external cache at such a high speed.

The Slot-A Athlons were the first multiplier-locked CPUs from AMD. This was partly done to hinder CPU remarking being done by questionable resellers around the globe. AMD's older CPUs could simply be set to run at whatever clock speed the user chose on the motherboard, making it trivial to relabel a CPU and sell it as a faster grade than it was originally intended. These relabeled CPUs were not always stable, being overclocked and not tested properly, and this was damaging to AMD's reputation. Although the Athlon was multiplier locked, crafty enthusiasts eventually discovered that a connector on the PCB of the cartridge could control the multiplier. Eventually a product called the "Goldfingers device" was created that could unlock the CPU, named after the gold connector pads on the processor board that it attached to. [Noonan, Jim and Rolfe, James. [http://www.overclockers.com.au/techstuff/r_gfd1/ Athlon Gold-Finger Devices] , Overclockers.com.au, accessed August 24, 2006.]

In commercial terms, the Athlon Classic was an enormous success — not just because of its own merits, but also because the normally dependable Intel endured a series of major production, design, and quality control issues at this time. In particular, Intel's transition to the 180 nm production process, starting in late 1999 and running through to mid-2000, suffered delays. There was a shortage of Pentium III parts. In contrast, AMD enjoyed a remarkably smooth process transition and had ample supplies available, causing Athlon sales to become quite strong.

Specifications
* K7 "Argon" (250 nm)
* K75 "Pluto/Orion" (180 nm)
* L1-Cache: 64 + 64 KB (Data + Instructions)
* L2-Cache: 512 KB, external chips on CPU module with 50%, 40% or 33% of CPU speed
* MMX, 3DNow!
* Slot A (EV6)
* Front side bus: 200 MT/s (100 MHz double-pumped)
* VCore: 1.6 V (K7), 1.6–1.8 V (K75)
* First release: June 23 1999 (K7), November 29 1999 (K75)
* Clockrate: 500–700 MHz (K7), 550–1000 MHz (K75)

Thunderbird (T-Bird)

The second generation Athlon, the "Thunderbird", debuted on June 5, 2000. This version of the Athlon shipped in a more traditional pin-grid array (PGA) format that plugged into a socket ("Socket A") on the motherboard (it also shipped in the slot A package). It was sold at speeds ranging from 600 MHz to 1400 MHz. The major difference, however, was cache design. Just as Intel had done when they replaced the old Katmai Pentium III with the much faster Coppermine P-III, AMD replaced the 512 KB external reduced-speed cache of the Athlon Classic with 256 KB of on-chip, full-speed exclusive cache. As a general rule, more cache improves performance, but faster cache improves it further still. [http://www.sandpile.org/impl/k7.htm K7 microarchitecture information] , Sandpile.org, accessed September 26, 2006.]

AMD changed cache design significantly with Thunderbird. With the older Athlon CPUs, the CPU caching was of an inclusive design where data from the L1 is duplicated in the L2 cache. Thunderbird moved to an exclusive design where the L1 cache's contents are not duplicated in the L2. This increases total cache size of the processor and effectively makes caching behave as if there is a very large L1 cache with a slower region (the L2) and a very fast region (the L1). [Stokes, John. [http://arstechnica.com/articles/paedia/cpu/amd-hammer-1.ars/9 Inside AMD's Hammer: the 64-bit architecture behind the Opteron and Athlon 64] , Ars Technica, February 1, 2005:p.9.] Because of Athlon's very large L1 cache and the exclusive design which turns the L2 cache into basically a "victim cache", the need for high L2 performance and size was lessened. AMD kept the 64-bit L2 cache data bus from the older Athlons, as a result, and allowed it to have a relatively high latency. A simpler L2 cache reduced the possibility of the L2 cache causing clock scaling and yield issues. Still, instead of the 2-way associative scheme used in older Athlons, Thunderbird did move to a more efficient 16-way associative layout.

The Thunderbird was AMD's most successful product since the Am386DX-40 ten years earlier. Mainboard designs had improved considerably by this time, and the initial trickle of Athlon mainboard makers had swollen to include every major manufacturer. Their new fab in Dresden came online, allowing further production increases, and the process technology was improved by a switch to copper interconnects. In October 2000 the Athlon "C" was introduced, raising the mainboard front side bus speed to 133 MHz (266 MT/s) and providing roughly 10% extra performance per clock over the "B" model Thunderbird.

Specifications
* L1-Cache: 64 + 64 nmKB (Data + Instructions)
* L2-Cache: 256 KB, fullspeed
* MMX, 3DNow!
* Slot A & Socket A (EV6)
* Front side bus: 100 MHz (Slot-A, B-models), 133 MHz (C-models) (200 MT/s, 266 MT/s)
* VCore: 1.70–1.75 V
* First release: June 5 2000
* Clockrate:
** Slot A: 650–1000 MHz
** Socket A, 100 MHz FSB (B-models): 600–1400 MHz
** Socket A, 133 MHz FSB (C-models): 1000–1400 MHz

Athlon XP/MP

In performance terms, the Thunderbird had easily eclipsed the rival Pentium III, and the early Pentium 4 were a long way off the pace, but gradually clawed their way closer. The 1.7 GHz P4 (April 2001) served notice that the Thunderbird could not count on retaining performance leadership forever, and thermal and electricity-consumption issues with the Thunderbird design meant that it was not practical to take it past 1400 MHz (and even at that speed it was rather hot).

Palomino

AMD released the third major Athlon version on October 9, 2001, code-named "Palomino", and named it "Athlon XP". The "Athlon XP" was marketed using a PR system, which compared its performance to an Athlon with the "Thunderbird" core. "Athlon XP" was introduced at speeds between 1333 MHz and 1533 MHz, with ratings from 1500+ to 1800+. At launch, the new core allowed AMD to take the x86 performance lead with the 1800+ model, and enhance that lead with the release of the 1600 MHz 1900+ less than a month later. [Wasson, Scott. [http://www.techreport.com/reviews/2001q4/athlonxp-1900/index.x?pg=1 AMD's Athlon XP 1900+ processor: Pouring it on] , The Tech Report, November 5, 2001.] The "XP" suffix is interpreted to mean "eXtreme Performance" and also as an unofficial reference to Windows XP. [Advanced Micro Devices, Inc. [http://www.amd.com/us-en/assets/content_type/DownloadableAssets/25626A__Sales-Reference-AhtlonXP.pdf Introducing the AMD Athlon XP Processor] .]

Palomino was the first K7 core to include the full SSE instruction set from the Intel Pentium III as well as AMD's 3DNow! Professional. It is roughly 10% faster than Thunderbird at the same clock speed, thanks in part to the new SIMD functionality and to several additional improvements. The core has enhancements to the K7's TLB architecture and the addition of a hardware data prefetch mechanism to better take advantage of available memory bandwidth.Lal Shimpi, Anand. [http://www.anandtech.com/showdoc.aspx?i=1469&p=4 AMD Athlon 4 - The Palomino is Here] , Anandtech, May 14, 2001, p:4–5.]

Changes in core layout result in Palomino being more frugal with its electrical demands, consuming approximately 20% less power than its predecessor, and thus reducing heat output comparatively as well. [Wasson, Scott. [http://www.techreport.com/reviews/2001q4/athlonxp/index.x?pg=1 AMD's Athlon XP 1800+ processor: 1533 > 1800] , The Tech Report, October 9, 2001.] While Athlon "Thunderbird" was near its clock ceiling at 1400 MHz, changes to Palomino's transistor layout and the reduction in power demands allowed it to continue increasing clock speed even at the same 180 nm manufacturing process node and core voltage.

The "Palomino" was actually first released as a mobile version, called the Mobile Athlon 4 (codenamed "Corvette"). Palomino was also available in a form that officially supports dual processing, known as Athlon MP. [Lal Shimpi, Anand. [http://www.anandtech.com/showdoc.aspx?i=1483 AMD 760MP & Athlon MP – Dual Processor Heaven] , Anandtech, June 5, 2001.]

Specifications
* L1-Cache: 64 + 64 KB (Data + Instructions)
* L2-Cache: 256 KB, fullspeed
* MMX, 3DNow!, SSE
* Socket A (EV6)
* Front side bus: 133 MHz (266 MT/s)
* VCore: 1.50 to 1.75 V
* Power consumption: 68 W
* First release: October 9 2001
* Clockrate:
** A4: 850–1400 MHz
** XP: 1333–1733 MHz (1500+ to 2100+)
** MP: 1000–1733 MHz

Thoroughbred (T-Bred)

The fourth-generation Athlon, the "Thoroughbred", was released 10 June 2002 at 1.8 GHz, or 2200+ on the PR system. The "Thoroughbred" core marked AMD's first production 130 nm silicon, resulting in a significant reduction in die size compared to its 180 nm predecessor.

There are two versions of this core, commonly called A and B. The A version was introduced at 1800 MHz, and had some heat and design issues that held its clock scalability back. In fact, AMD wasn't able to increase its clock above Palomino's top grades. Because of this, it was only sold in versions from 1333 MHz to 1800 MHz, replacing the larger Palomino core. The B version of Thoroughbred has an additional metal layer to improve its ability to reach higher clock speeds. It launched at higher clock speeds.

Other than the new manufacturing process, the Thoroughbred design was largely the same as the "Palomino". The Thoroughbred line received an increased front side bus clock during its lifetime, up to 333 MT/s from 266 MT/s. This improved the processor's memory and I/O access efficiency, and improved per-clock performance as a result. AMD shifted their PR rating scheme accordingly, making lower clock speeds equate to higher PR ratings.

Specifications
* L1-Cache: 64 + 64 KB (Data + Instructions)
* L2-Cache: 256 KB, fullspeed
* MMX, 3DNow!, SSE
* Socket A (EV6)
* Front side bus: 133/166 MHz (266/333 MT/s)
* VCore: 1.50–1.65 V
* First release: June 10 2002 (A), August 21 2002 (B)
* Clockrate:
** T-Bred "A": 1400–1800 MHz (1600+ to 2200+)
** T-Bred "B": 1400–2250 MHz (1600+ to 2800+)
** 133 MHz FSB: 1400–2133 MHz (1600+ to 2600+)
** 166 MHz FSB: 2083–2250 MHz (2600+ to 2800+)

Barton and Thorton

Fifth-generation Athlon "Barton"-core processors released in early 2003 featured PR ratings of 2500+, 2600+, 2800+, 3000+, and 3200+. While not operating at higher clock rates than "Thoroughbred"-core processors, they earned their higher PR-rating by featuring a total of 512 KB L2 cache and, in some models, a faster 400 MT/s front side bus.De Gelas, Johan. [http://aceshardware.com/read.jsp?id=50000364 Barton: 512 KB Athlon XP Reviewed] , Ace's Hardware, February 10, 2003.] The "Thorton" core was a variant of the "Barton" with half of the L2 cache disabled and thus functionally identical to the "Thoroughbred" core.

By the time of Barton's release, the "Northwood" Pentium 4 had become more than competitive with AMD's processors.Lal Shimpi, Anand. [http://www.anandtech.com/cpuchipsets/showdoc.html?i=1783 AMD's Athlon XP 3000+: Barton cuts it close] , AnandTech, February 10, 2003.] Unfortunately, due to the architecture of AMD's processor caches, an L2 cache increase to 512 KB did not have nearly the same impact as it did to Intel's line. Only an increase of several percent was gained in per-clock performance. The PR rating became somewhat inaccurate because some Barton models with lower clock rate weren't consistently outperforming their higher-clocked Thoroughbred predecessors with lower ratings.

The other improvement, a higher 400 MT/s bus clock, helped Barton gain some more efficiency. However, it was clear by this time that Intel's quad-pumped bus was scaling well above AMD's double-pumped EV6 bus. The 800 MT/s Pentium 4 bus was well out of Athlon's reach. In order to reach the same bandwidth levels, the Athlon bus would have to be clocked at levels simply unreachable.

The K7 architecture had scaled to its limit. Maintaining performance equivalence with Intel's improving processors would require a significant redesign. AMD would soon launch Athlon 64.

Specifications: "Barton (130 nm)"
* L1-Cache: 64 + 64 KB (Data + Instructions)
* L2-Cache: 512 KB, fullspeed
* MMX, 3DNow!, SSE
* Socket A (EV6)
* Front side bus: 166/200 MHz (333/400 MT/s)
* VCore: 1.65 V
* First release: February 102003
* Clockrate: 1833–2333 MHz (2500+ to 3200+)
** 166 MHz FSB: 1833–2333 MHz (2500+ to 3200+)
** 200 MHz FSB: 2100, 2200 MHz (3000+, 3200+)

"Thorton (130 nm)"
* L1-Cache: 64 + 64 KB (Data + Instructions)
* L2-Cache: 256 KB, fullspeed
* MMX, 3DNow!, SSE
* Socket A (EV6)
* Front side bus: 133/166/200 MHz (266/333/400 MT/s)
* VCore: 1.50–1.65 V
* First release: September 2003
* Clockrate: 1667–2200 MHz (2000+ to 3100+)
** 133 MHz FSB: 1600–2133 MHz (2000+ to 2600+)
** 166 MHz FSB: 2083 MHz (2600+)
** 200 MHz FSB: 2200 MHz (3100+)

Mobile Athlon XP

Mobile Athlon XPs ("Athlon XP-M") are identical to normal Athlon XPs, apart from running at lower voltages, often lower bus speeds, and not being multiplier-locked. The lower V_core rating caused the CPU to have lower power consumption (ideal for battery-powered laptops) and lower heat production. Athlon XP-M CPUs also have a higher-rated heat tolerance, a requirement of the tight conditions within a notebook PC.

The Athlon XP-M replaced the older Mobile Athlon 4. The Mobile Athlon 4 used the older "Palomino" core, while the Athlon XP-M used the newer "Thoroughbred" and "Barton" cores. Some specialized low-power Athlon XP-Ms utilize the microPGA socket 563 rather than the standard Socket A.

The CPUs, like their mobile K6+ predecessors, were also capable of dynamic clock adjustment for power optimization. When the system is idle, the CPU clocks itself down through a lower bus multiplier and also reduces its voltage. Then, when a program demands more computational resources, the CPU very quickly (there is some latency) returns to intermediate or maximum speed to meet the demand. This technology was marketed as "PowerNow!". It was similar to Intel's SpeedStep power saving technique. The feature was controlled by the CPU, motherboard BIOS, and operating system. AMD later renamed the technology to Cool'n'Quiet, on their K8-based CPUs (Athlon 64, etc), and re-imagined it for use on desktop PCs as well.

Athlon XP-Ms were popular with desktop overclockers, as well as underclockers. The lower voltage requirement and higher heat rating resulted in CPUs that were basically "cherry picked" from the manufacturing line. Being the best of the cores off the line, the CPUs typically were more reliably overclocked than their desktop-headed counterparts. Also, the fact that they weren't locked to a single multiplier was a significant simplification for the overclocking process. Some "Barton" core Athlon XP-Ms have been successfully overclocked to as high as 3.1 GHz.

As stated, the chips were also liked for their underclocking ability. Underclocking is a process of determining the lowest V_core at which a CPU can remain stable at for a given clock speed. The Athlon XP-M CPUs were capable of running lower voltages per clock rate compared to their desktop siblings. As such, the chips were used in home theater PC systems due to their high performance and low heat output at low V_core settings.

Athlon competitors

* Intel Pentium III, Pentium 4, and Celeron
* VIA C3 and C7
* Transmeta Efficeon

upercomputers

The fastest supercomputers based on AthlonMP:

*Rutgers University, Department of Physics & Astronomy. Machine: NOW Cluster - AMD Athlon. CPU: 512 AthlonMP (1.65 GHz). Rmax: 794 GFLOPS.

ee also

* List of AMD Athlon 64 microprocessors
* List of AMD Athlon microprocessors
* List of AMD Athlon XP microprocessors
* List of AMD Sempron microprocessors

References

External links

* [http://www.cpu-collection.de/?tn=0&l0=co&l1=AMD&l2=Athlon cpu-collection.de] AMD Athlon processor images and descriptions
* [http://www.amdboard.com/amdid.html amdboard.com] AMD Athlon/Duron/Sempron CPU identification and OPN breakdown
* [http://www.amd.com/gb-uk/assets/content_type/DownloadableAssets/K7_Electrical_Specification_Rev_ENG.pdf AMD's Technical Specifications] for 7th generation CPUs (.pdf)
* [http://www.ocinside.de/html/workshop/amd_a64_product_id.html Easy identification with Interactive AMD product ID]
* [http://balusc.xs4all.nl/srv/har-cpu-amd-k7.php AMD Athlon technical specifications]
* [http://www.xbitlabs.com/articles/cpu/display/amd-athlon.html#sect0 Xbit Labs EV6 vs GTL+ System Bus]