- PowerPC e200
The PowerPC e200 is a family of
32-bit Power Architecture microprocessor cores developed byFreescale for primary use inautomotive and industrial control systems. The cores are designed to form theCPU part insystem-on-a-chip (SoC) designs with speed ranging up to 600 MHz, thus making them ideal for embedded applications.The e200 core is developed from the
MPC5xx family processors, which in turn is derived from the MPC8xx core in thePowerQUICC SoC processors. e200 adheres to the Power ISA v.2.03 as well as the previous "Book E" specification. All e200 core based microprocessors are named in the MPC55xx and MPC56xx/JPC56x scheme, not to be confused with the MPC52xx processors which is based on thePowerPC e300 core.In April 2007 Freescale and IPextreme opened up the e200 cores for licensing to other manufacturers. [http://media.freescale.com/phoenix.zhtml?c=196520&p=irol-newsArticle&ID=980372]
Continental AG and Freescale are developing SPACE, a tri-core e200 based processor designed for electronic brake systems in cars. [http://media.freescale.com/phoenix.zhtml?c=196520&p=irol-newsArticle&ID=1063162]STMicroelectronics and Freescale have jointly developed fourmicrocontrollers forautomotive applications based on e200: the SPC563M/MPC563xM, SPC560B/MPC560xB, SPC560P/MPC560xP and SPC560S/MPC560xS. [http://edageek.com/2008/06/13/spc563m-spc560b-spc560p-spc560s/] , [http://www.freescale.com/webapp/sps/site/taxonomy.jsp?nodeId=0162468rH3bTdG06C1427E]Cores
The e200 family consists of six cores, from simple low-end to complex high-end in nature.
e200z0
The simplest core, e200z0 features an in order, four stage pipeline with no MMU or FPU. It uses the variable bit length (VLE) part of the Power ISA, which uses 16-bit versions of the otherwise standard 32-bit PowerPC Book E ISA, thus reducing code footprint by up to 30%. It has a single 32-bit AMBA bus interface.
The e200z0 is used in the MPC5510 as an optional co-processor alongside an e200z1 core, making that chip a
multicore processor. e200z0 will also be available as co-processors to other e200 based processors as well as very low end stand alone processors.e200z1
The e200z1 has a four stage, single-issue pipeline with a branch prediction unit and an 8 entry MMU, but no FPU. It can use the complete 32-bit PowerPC ISA as well as the VLE instructions. It uses a dual 32-bit AMBA bus interface.
e200z3
The e200z3 has a four stage, single-issue pipeline with a branch prediction unit, a 16 entry MMU and a
SIMD capable FPU. It can use the complete 32-bit PowerPC ISA as well as the VLE instructions. It uses a dual 64-bit AMBA bus interface.e200z4
The e200z6 has a five stage, dual-issue pipeline with a branch prediction unit, a 32 entry MMU, a SIMD capable FPU and a 16 KiB unified data/instruction L1 cache. It can use the complete 32-bit PowerPC ISA as well as the VLE instructions. It uses a dual 64-bit bus AMBA interface.
e200z6
The e200z6 has a seven stage, single-issue pipeline with a branch prediction unit, a 32 entry MMU, a SIMD capable FPU and a 32 KiB unified data/instruction L1 cache. It can use the complete 32-bit PowerPC ISA as well as the VLE instructions. It uses a dual 64-bit bus AMBA interface.
e200z7
The e200z7 has a ten stage, dual-issue pipeline with a branch prediction unit, a 32 entry MMU, a SIMD capable FPU and a 32 KiB unified data/instruction L1 cache. It can use the complete 32-bit PowerPC ISA as well as the VLE instructions. It uses a dual 64-bit bus AMBA interface.
See also
*
PowerPC
*Power Architecture References
* [http://www.freescale.com/webapp/sps/site/overview.jsp?nodeId=0162468rH3bTdG06C10325 Freescale's MPC55xx page]
* [http://www.ip-extreme.com/IP/power_e200.html IPextremes e200 licensing page]
* [http://www.freescale.com/files/32bit/doc/white_paper/E200CORELCNWP.pdf Freescale’s e200 Core Family, Overview and Licensing Model, White paper]
* [http://www.power.org/devcon/07/Session_Downloads/PADC07_Pham_091407.pdf Multi-Core Design: Key Challenges and Opportunities – Power.org]
Wikimedia Foundation. 2010.
