NVAX

NVAX

The NVAX is a microprocessor developed and fabricated by Digital Equipment Corporation (DEC) that implemented the VAX instruction set architecture (ISA). The NVAX was a high-end single-chip VAX microprocessor. A variant of the NVAX, the NVAX+, differed in the bus interface and external cache supported, but was otherwise identical in regards to microarchitecture. The NVAX is clocked at frequencies of 83.3 MHz (12 ns), 74.4 MHz (14 ns) and 62.5 MHz (16 ns), while the NVAX+ is clocked at a frequency of 90.9 MHz (11 ns).

The NVAX and NVAX+ was used in late-model VAX systems released in 1991 such as the MicroVAX 3100, VAXstation 4000, VAX 4000, VAX 6000, VAX 7000/10000 and VAXft. Although Digital updated the design throughout the early 1990s, the processors and the VAX platform itself was ultimately superseded by the introduction of the DECchip 21064, an implementation of the Alpha (then Alpha AXP) architecture, and the resulting systems in November 1992.

NVAX contained 1.3 million transistors on a die measuring 16.2 by 14.6 mm in size (236.52 mm²). The die was fabricated in Digital's fourth-generation CMOS process, CMOS-4, a 0.75 µm process with three layers of aluminium interconnect. The NVAX is packaged in a 339-pin pin grid array while the NVAX+ is packaged in a 431-pin pin grid array that is compatible with the Alpha AXP-based DECchip 21064 microprocessor.

In 1994, a variant of the NVAX+, the NVAX++ (also known as NV5) was introduced in VAX 7000 Model 7x0 and VAX 10000 Model 7x0 systems. It operated at 133 MHz (7.5 ns) and was fabricated in Digital's fifth-generation CMOS process, CMOS-5, a 0.50 µm process. In 1996, a 170.9 MHz NV5 was introduced, used in the VAX 7000/10000 Model 8x0.

Contents

Microarchitecture

The NVAX is partitioned into the five semi-autonomous units, the I-box, E-box, F-box, M-box and C-box. The NVAX is macropipelined. Multiple VAX macroinstructions are processed in parallel by autonomous units, which have their own micropipelines.

The I-box fetches and decodes VAX instructions. It also contains the 2 KB direct-mapped virtual instruction cache (VIC) and the 512-entry by 4-bit branch history table. The I-box aimed to fetch eight bytes of instruction data from the VIC during every cycle.

The E-box executes most non-floating-point instructions. It is controlled by microcode from a 1,600-word control store with the capability to patch 20 words.

The F-box executes floating-point instructions as well as 32-bit integer multiply instructions. It has a four-stage floating-point and integer multiply pipeline and a non-pipelined floating-point divider.

References

Further reading

  • Anderson, W. (1992). "Logical verification of the NVAX CPU chip design". Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors. pp. 306–309. ISBN 0-8186-3110-4.
  • Badeau, R.W. et al. (1992). "A 100-MHz macropipelined VAX microprocessor". IEEE Journal of Solid-State Circuits, Volume 27, Issue 11. pp. 1585–1598. ISSN 0018-9200.
  • Fox, Thomas F. (1994). "The design of high-performance microprocessors at Digital". Proceedings of the 31st Annual ACM-IEEE Design Automation Conference. pp. 586–591.

External links


Wikimedia Foundation. 2010.

Игры ⚽ Поможем решить контрольную работу

Look at other dictionaries:

  • MicroVAX — 3600 The MicroVAX was a family of low end minicomputers developed and manufactured by Digital Equipment Corporation (DEC). The first model, the MicroVAX I, was introduced in 1984. The MicroVAX family used processors that implemented the VAX… …   Wikipedia

  • Digital Equipment Corporation — Industry Computer manufacturing Fate Assets were sold to various companies. What remained was sold to Compaq. Successor …   Wikipedia

  • VAX — redirects here. For the brand of vacuum cleaners, see Vax (vacuum). For the author, see Vachss. DEC VAX Manufacturer: Digital Equipment Corporation Byte size: 8 bits (octet) Address bus size: 32 bits Peripheral bus …   Wikipedia

  • DEC Alpha — Alpha Designer Digital Equipment Corporation Bits 64 bit Introduced 1992 Design RISC Type Register Register Encoding Fixed …   Wikipedia

  • DEC PRISM — Not to be confused with Apollo PRISM. PRISM was a 32 bit RISC instruction set architecture (ISA) developed by Digital Equipment Corporation (DEC). It was the final outcome of a number of DEC research projects from the 1982–1985 time frame, and… …   Wikipedia

  • NASDAQ Biotechnology Index — The NASDAQ Biotechnology Index includes securities of NASDAQ listed companies classified according to the Industry Classification Benchmark as either Biotechnology or Pharmaceuticals. Criteria In order to remain included within the index, the… …   Wikipedia

  • VAX — Тип Мейнфрейм, миникомпьютер Выпущен 25 октября …   Википедия

  • NASDAQ Biotechnology Index — NASDAQ Biotechnology Ind Статус Рассчитывается Биржи NASDAQ Компоненты 122 (на данный момент) Веб сайт …   Википедия

  • DEC J-11 — Top side of J11 microprocessor hybrid. DC335 control chip on left, DC334 data path chip on right. US dime for scale …   Wikipedia

  • DEC T-11 — The T 11, also known as DC310, is a microprocessor that implements the PDP 11 instruction set architecture (ISA) developed by Digital Equipment Corporation. The T 11 was code named Tiny . It was developed for embedded systems and was the first… …   Wikipedia

Share the article and excerpts

Direct link
Do a right-click on the link above
and select “Copy Link”