Clock recovery

Clock recovery

Some digital data streams, especially high-speed serial data streams (such as the raw stream of data from the magnetic head of a disk drive) are sent without an accompanying clock signal. The receiver generates a clock from an approximate frequency reference, and then phase-aligns to the transitions in the data stream with a phase-locked loop (PLL). This process is commonly known as clock and data recovery (CDR).

In order for this scheme to work, a data stream must transition frequently enough to correct for any drift in the PLL's oscillator. The limit for how long a clock recovery unit can operate without a transition is known as its maximum consecutive identical digits (CID) specification. To ensure frequent transitions, some sort of encoding is used; 8B/10B encoding is very common, while Manchester encoding serves the same purpose in old revisions of 802.3 local area networks.

See also



Wikimedia Foundation. 2010.

Игры ⚽ Поможем написать реферат

Look at other dictionaries:

  • Clock Recovery — Die Taktrückgewinnung (auch Symboltakt Synchronisation) in der digitalen Übertragungstechnik hat zum Ziel, aus einem empfangenen Digitalsignal den Sendetakt des Senders zu bestimmen und damit das zeitgenaue Abtasten des Empfangsignals zu… …   Deutsch Wikipedia

  • Clock-face scheduling — A clock face schedule is a timetable, where public means of transport run in consistent intervals. The number of departures per time is the frequency of the service. Its name comes from the fact that departures are usually the same number of… …   Wikipedia

  • Burst mode clock and data recovery — The passive optical network (PON) uses tree like network topology. Due to the topology of PON, the transmission modes for downstream (i.e., from optical line termination, OLT to optical network unit, ONU) and upstream (i.e., from ONU to OLT) are… …   Wikipedia

  • Water clock — For the individual water clock at The Children s Museum of Indianapolis, see Water clock (Indianapolis). A display of two outflow water clocks from the Ancient Agora Museum in Athens. The top is an original from the late 5th century BC. The… …   Wikipedia

  • Phase-locked loop — PLL redirects here. For other uses, see PLL (disambiguation). A phase locked loop or phase lock loop (PLL) is a control system that generates an output signal whose phase is related to the phase of an input reference signal. It is an electronic… …   Wikipedia

  • TDMoIP — In computer networking and telecommunications, TDM over IP (TDMoIP) is the emulation of time division multiplexing (TDM) over a packet switched network (PSN). By TDM we mean a T1, E1, T3, or E3 signal, while the PSN is based either on IP or MPLS… …   Wikipedia

  • Jitter — For other meanings of this word, see Jitter (disambiguation). Jitter is the undesired deviation from true periodicity of an assumed periodic signal in electronics and telecommunications, often in relation to a reference clock source. Jitter may… …   Wikipedia

  • Injection locking — is a high frequency (usually RF, but possibly microwave and optical) phenomenon where an oscillator directly synchronizes to another high frequency signal. In the case of a VCO an injection locking signal may override its low frequency control… …   Wikipedia

  • Source-synchronous — clocking refers to the technique of sourcing a clock along with the data. Specifically, the timing of unidirectional data signals is referenced to a clock (often called the strobe) sourced by the same device that generates those signals, and not… …   Wikipedia

  • SerDes — A Serializer/Deserializer (SerDes pronounced sir deez) is a pair of functional blocks commonly used in high speed communications to compensate for limited input/output. These blocks convert data between serial data and parallel interfaces in each …   Wikipedia

Share the article and excerpts

Direct link
Do a right-click on the link above
and select “Copy Link”