Anant Agarwal

Anant Agarwal

Anant Agarwal is a computer architecture researcher. He is a professor of Electrical Engineering and Computer Science at the Massachusetts Institute of Technology. He has also founded the Tilera corporation. In 2007 he was inducted as a Fellow of the Association for Computing Machinery.


Wikimedia Foundation. 2010.

Игры ⚽ Поможем решить контрольную работу

Look at other dictionaries:

  • RLC circuit — A series RLC circuit: a resistor, inductor, and a capacitor An RLC circuit (or LCR circuit) is an electrical circuit consisting of a resistor, an inductor, and a capacitor, connected in series or in parallel. The RLC part of the name is due to… …   Wikipedia

  • MIT Computer Science and Artificial Intelligence Laboratory — Established July 1, 2003 July 1, 1963 (as Project MAC) Field of Research Computer science …   Wikipedia

  • Multi-core — A multi core processor (or chip level multiprocessor, CMP) combines two or more independent cores into a single package composed of a single integrated circuit (IC), called a die, or more dies packaged together. The individual core is normally a… …   Wikipedia

  • MIT Electrical Engineering and Computer Science Department — The Electrical Engineering and Computer Science Department at MIT offers academic programs leading to the S.B., S.M., M.Eng. and Ph.D. degrees. Its faculty conducts research in Biomedical Engineering, Materials Science, Artificial Intelligence,… …   Wikipedia

  • TILE64 — Infobox Computer Hardware Cpu name = TILE64 image size = caption = produced start = 2007 produced end = slowest = 600 fastest = 900 slow unit = MHz fast unit = MHz fsb slowest = fsb fastest = fsb slow unit = fsb fast unit = size from = 0.045 size …   Wikipedia

  • Tilera — Tilera® Corporation is a fabless semiconductor company and the industry leader in highly scalable multicore embedded processor design. Tilera s Tile processors are based on a new mesh architecture that scales to hundreds of full featured cores on …   Wikipedia

  • Multi-core processor — Diagram of a generic dual core processor, with CPU local level 1 caches, and a shared, on die level 2 cache …   Wikipedia

  • Tilera — Corporation Год основания 2004 Основатели Анант Агарваль, Devesh Garg, Vijay K. Aggarwal Расположение Сан Хосе, Калифорния, США Отрасль …   Википедия

  • Alewife (multiprocessor) — APRIL redirects here. See April (disambiguation) for other uses. Alewife was a cache coherent multiprocessor developed in the early 1990s at the Massachusetts Institute of Technology. [citation|title=The MIT Alewife Machine: A Large Scale… …   Wikipedia

  • Delhi Public School Society — Delhi Public School Service Before Self Location …   Wikipedia

Share the article and excerpts

Direct link
Do a right-click on the link above
and select “Copy Link”