Configurable Fault Tolerant Processor

Configurable Fault Tolerant Processor

The Configurable Fault Tolerant Processor (CFTP), developed by the Space Systems Academic Group at the Naval Postgraduate School, is an experimental payload on board the United States Naval Academy's (USNA) MidSTAR-1 satellite. Midstar-1 was launched into a 492km low earth orbit (LEO) on March 8, 2007, aboard an Atlas V expendable launch vehicle from Cape Canaveral Air Force Station, along with FalconSat 3, STPSat 1, and CFESat as secondary payloads. The primary payload was Orbital Express.

Contents

CFTP Purpose

The Configurable Fault Tolerant Processor Project aims to demonstrate the feasibility of using Field Programmable Gate Arrays (FPGAs) for spacecraft computer processing by applying various fault tolerance techniques to the designs. CFTP provides a valuable testbed for on-orbit evaluation of various fault tolerant concepts.

The use of FPGAs provides added flexibility, allowing on-orbit upgrades and rapid development cycles. Using Commercial off the shelf (COTS) technology allows the engineer to produce more technologically advanced designs at a lower cost and in a shorter time than using more traditional space-grade components.

Space-based FPGA design also provides the Naval Postgraduate School students with unique challenges in developing for and configuring the system. Remotely accessing the platform over a limited downlink and uplink provides challenges not seen on ground based systems. [1]

CFTP Versions

CFTP-1

The CFTP-1 board utilizes Xilinx Virtex I parts for both the control and experiment FPGAs. The complete CFTP payload, as delivered to MidSTAR-1, consists of the CFTP board itself (shown in the spacecraft image above), an ARM processor board that communicates with the control FPGA on the CFTP board through a PC/104 bus, and a power supply board. The ARM processor board communicates with the spacecraft's Command and Data Handler (C&DH) computer through a serial PPP link.

CFTP-1 underwent radiation testing at the UC Davis' cyclotron facility prior to integration with the MidSTAR satellite.

CFTP-2

The CFTP-2 system is currently an entirely ground based system. The CFTP-2 board itself is set up nearly identically to the CFTP-1 board, however it utilizes a Xilinx Virtex 2 part as the experiment FPGA, rather than the Xilinx Virtex I part on CFTP-1. This system was tested in a proton beam using the University of California at Davis' cyclotron.

References


Wikimedia Foundation. 2010.

Игры ⚽ Поможем написать курсовую

Look at other dictionaries:

  • MidSTAR-1 — is an artificial satellite produced by the United States Naval Academy Small Satellite Program (SSP).[1] It was sponsored by the United States Department of Defense (DoD) Space T …   Wikipedia

  • LEON — is a computer CPU core, specifically, a 32 bit microprocessor based on RISC design. It is based on the SPARC V8 architecture, i.e., it is SPARC V8 (1987) instruction compatible, and originally designed by the European Space Research and… …   Wikipedia

  • Controller-area network — (CAN or CAN bus) is a computer network protocol and bus standard designed to allow microcontrollers and devices to communicate with each other without a host computer.It was designed specifically for automotive applications but is now also used… …   Wikipedia

  • Distributed operating system — A distributed operating system is the logical aggregation of operating system software over a collection of independent, networked, communicating, and spatially disseminated computational nodes.[1] Individual system nodes each hold a discrete… …   Wikipedia

  • Chasys Draw IES — Developer(s) John Paul Chacha s Lab [1] Stable release 3.66.02 / 5 September 2011; 51 days ago (2011 09 05) Operating system …   Wikipedia

  • Sun Enterprise — is a range of UNIX server computers produced by Sun Microsystems from 1996 to 2001. The line was launched as the Sun Ultra Enterprise series; the Ultra prefix was dropped around 1998. These systems were based on the 64 bit UltraSPARC… …   Wikipedia

  • Flexible Architecture for Simulation and Testing — The FAST Project is a new hybrid hardware prototyping platform enabled by integrating a variety of hardware components on a printed circuit board (PCB) to implement Chip Multiprocessor (CMP) or Multiprocessor (MP) systems. The Flexible… …   Wikipedia

Share the article and excerpts

Direct link
Do a right-click on the link above
and select “Copy Link”