- Altos Design Automation
Overview
Altos Design Automation, Inc. provides ultra-fast, fully automated, characterization technology for the creation of library views for timing, signal integrity and power analysis and optimization. Altos’ advanced modeling solutions are used by both corner-based and statistical-based design implementation flows to reduce time to market and improve yield.
Privately held, Altos was founded in January 2005 in Santa Clara, CA by former employees of Cadence Design Systems. All members of the team worked at CadMOS where they were responsible for the development of Signal Integrity analysis tools for both cell- and transistor-level digital IC designers.
Its corporate headquarters is at 4020 Moorpark Ave., Suite 100, San Jose, CA 95117. Telephone: (408) 980-8056.
Products
Variety™Variety creates statistical timing cell models that represent the non-linear impact of any number of systematic and random parameter variations. All library timing data is characterized for variation including delays, transitions, timing constraints, and pin capacitances. Variety generates SSTA models for a number of commercial SSTA products from a single characterization run.
Liberate™Liberate is an automated library characterization tool for standard cells and I/Os that serves existing static timing analyzers. Liberate takes in a Spice netlist and Spice subcircuits, and automatically generates a characterized cell library. It supports both Composite Current Source (CCS) model backed by Synopsys and the Effective Current Source Model (ECSM) backed by Cadence Design Systems.
References
* [http://www10.edacafe.com/nbc/articles/view_weekly.php?articleid=481468 "Fireside Chat: Rick Lucier and Jim McCanny"] , "EDACafe", 2008-01-28.
* [http://www.scdsource.com/article.php?id=51 "The 'Inconvenient Truth' of statistical design"] , "SCDsource", 2007-12-05.
* [http://www.chipdesignmag.com/display.php?articleId=1142 "Where's the value in DFM? D or M?"] , "Chip Design", 2007-03-01.
* [http://www.eetimes.com/showArticle.jhtml?articleID=196900342 "Statistical timing gets modeling boost"] , "EE Times", 2007-01-15.
* [http://www.edn.com/index.asp?layout=article&articleid=CA6407294&industryid=2813 "Characterization tool aids SSTA-library creation"] , "EDN", 2007-01-15.
* [http://www.eetimes.com/showArticle.jhtml;jsessionid=QAYLRFEZ4XPBAQSNDLPSKHSCJUNN2JVN?articleID=196801563 "Altos closes $1.5M, signs Jim Hogan"] , "EE Times", 2007-01-05.
* [http://www.eetimes.com/dac06/showArticle.jhtml;jsessionid=OLO4YKM21QGSAQSNDLPSKHSCJUNN2JVN?articleID=191100522 "Firms partner on standard statistical analysis library format"] , "EE Times", 2006-07-25.
* [http://www.eetimes.com/dac06/showArticle.jhtml?articleID=190302942"What's Hot at DAC?"] , "EE Times", 2006-07-17.
* [http://www.eetimes.com/news/design/showArticle.jhtml?articleID=190200038 "Startup to 'Liberate' library characterization"] , "EE Times", 2006-07-03.
* [http://www.eetimes.com/news/latest/showArticle.jhtml?articleID=189800223 "Statistical timing revs for 45-nm era"] , "EE Times", 2006-07-03.
* [http://www.edn.com/article/CA6349240.html "Altos Targets Statistical Timing Models"] , "Electronic News", 2006-07-03.External links
* http://www.altos-da.com
Wikimedia Foundation. 2010.
