Delay insensitive circuit

Delay insensitive circuit

A delay insensitive circuit is a type of asynchronous circuit which performs a logic operation often within a computing processor chip. Instead of using clock signals or other global control signals, the sequencing of computation in delay insensitive circuit is determined by the data flow.

Typically handshake signals are used to indicate the readiness of such a circuit to accept new data (the previous computation is complete) and the delivery of such data by the requesting function. Similarly there may be output handshake signals indicating the readiness of the result and the safe delivery of the result to the next stage in a computational chain or pipeline.

In a delay insensitive circuit, there is therefore no need to provide a clock signal to determine a starting time for a computation. Instead, the arrival of data to the input of a sub-circuit triggers the computation to start. Consequently, the next computation can be initiated immediately when the result of the first computation is completed.

The main advantage of such circuits is their ability to optimise processing of activities that can take arbitrary periods of time depending on the data or requested function. An example of a process with a variable time for completion would be mathematical division or recovery of data where such data might be in a cache.

The Delay-Insensitive (DI) class is the most robust of all asynchronous circuit delay models. It makes no assumptions on the delay of wires or gates. In this model all transitions on gates or wires must be acknowledged before transitioning again. This condition stops unseen transitions from occurring. In DI circuits any transition on an input to a gate must be seen on the output of the gate before a subsequent transition on that input is allowed to happen. This forces some input states or sequences to become illegal. For example OR gates must never go into the state where both inputs are one, as the entry and exit from this state will not be seen on the output of the gate. Although this model is very robust, no practical circuits are possible due to the heavy restrictions[1]. Instead the Quasi-Delay-Insensitive model is the smallest compromise model yet capable of generating useful computing circuits. For this reason circuits are often incorrectly referred to as Delay-Insensitive when they are Quasi-Delay-Insensitive.

Delay-insensitive circuits usually use dual-rail encodings for data. There are a variety of other delay-insensitive codes, such as constant-weight codes and the Berger code.

External links

  1. ^ Feijen, W. (1990). Beauty Is Our Business. Berlin: Springer-Verlag. ISBN 0387972994. 



Wikimedia Foundation. 2010.

Игры ⚽ Нужно решить контрольную?

Look at other dictionaries:

  • Delay Insensitive Minterm Synthesis — Invented by David E. Muller, the DIMS (Delay Insensitive Minterm Synthesis) system[1] is an asynchronous design methodology making the least possible timing assumptions. Assuming only the Quasi Delay Insensitive delay model the generated designs… …   Wikipedia

  • Quasi Delay Insensitive — (QDI) circuits are a class of almost delay insensitive asynchronous circuits which are invariant to (and make no assumptions about) the delays of any of the circuit s wires or elements, except to assume that certain fanouts are isochronic.… …   Wikipedia

  • Asynchronous circuit — An asynchronous circuit is a circuit in which the parts are largely autonomous. They are not governed by a clock circuit or global clock signal, but instead need only wait for the signals that indicate completion of instructions and operations.… …   Wikipedia

  • Guarded Command Language — The Guarded Command Language (GCL) is a language defined by Edsger Dijkstra for predicate transformer semantics cite web | last=Dijkstra | first=Edsger W | authorlink=E. W. Dijkstra | url=http://www.cs.utexas.edu/users/EWD/ewd04xx/EWD472.PDF |… …   Wikipedia

  • Asynchrone Prozessorarchitektur — beschreibt ein bisher noch wenig verbreitetes Design von Prozessoren, das ohne zentralen Taktgeber auskommt. Anstatt alle Bauelemente mit einem gemeinsamen Taktsignal zu versorgen, ist der Prozessor aus asynchronen Schaltkreisen aufgebaut, die… …   Deutsch Wikipedia

  • Asynchroner Prozessor — Asynchrone Prozessorarchitektur beschreibt ein bisher noch wenig verbreitetes Design von Prozessoren, das ohne zentralen Taktgeber auskommt. Anstatt alle Bauelemente mit einem gemeinsamen Taktsignal zu versorgen, ist der Prozessor aus asynchronen …   Deutsch Wikipedia

  • Taktloser Prozessor — Asynchrone Prozessorarchitektur beschreibt ein bisher noch wenig verbreitetes Design von Prozessoren, das ohne zentralen Taktgeber auskommt. Anstatt alle Bauelemente mit einem gemeinsamen Taktsignal zu versorgen, ist der Prozessor aus asynchronen …   Deutsch Wikipedia

  • Asynchronous systems — In a synchronous system, operations are coordinated under the centralized control of a fixed rate clock signal or several clocks. An asynchronous digital system, in contrast, has no global clock: instead, it operates under distributed control,… …   Wikipedia

  • Асинхронная логика — Содержание 1 Принцип самосинхронности 2 Краткая история …   Википедия

  • explosive — explosively, adv. explosiveness, n. /ik sploh siv/, adj. 1. tending or serving to explode: an explosive temper; Nitroglycerin is an explosive substance. 2. pertaining to or of the nature of an explosion: explosive violence. 3. likely to lead to… …   Universalium

Share the article and excerpts

Direct link
Do a right-click on the link above
and select “Copy Link”