- Verilog-A
Verilog-A is an industry standard modeling language for analog circuits. It is the continuous-time subset of
Verilog-AMS .Verilog-A was created out of a need to standardize the Spectre behavioral language in face of competition from
VHDL (an IEEE standard), which was absorbing analog capability from other languages (e.g. MAST). Open Verilog International (OVI, the body that originally standardized Verilog) agreed to support the standardization, provided that it was part of a plan to create Verilog-AMS — a single language covering both analog and digital design. Verilog-A was an all-analog subset ofVerilog-AMS that was the first phase of the project.Unfortunately, there was considerable delay between the first Verilog-A LRM and the full
Verilog-AMS , and in that time Verilog moved to the IEEE, leaving Verilog-AMS behind at Accellera. Hence, the original goal of a single language standard is still to be achieved.References
External links
* [http://www.eda.org/verilog-ams/ Accellera Verilog Analog Mixed-Signal Group]
* [http://www.eda.org/verilog-ams/htmlpages/lit.html Language References Manuals]
* [http://designers-guide.org/Books/dg-vams/index.html The Designer's Guide to Verilog-AMS]
* [http://www.verilog-ams.com Verilog-AMS.com] — Examples of models written in Verilog-A
Wikimedia Foundation. 2010.