Silicon on sapphire

Silicon on sapphire (SOS) is a hetero-epitaxial process for integrated circuit manufacturing that consists of a thin layer (typically thinner than 0.6 micrometres) of silicon grown on a sapphire (Al₂O₃) wafer. SOS is part of the Silicon on Insulator (SOI) family of CMOS technologies. SOS is primarily used in aerospace and military applications because of its inherent resistance to radiation. Typically, high-purity artificially grown sapphire crystals are used. The silicon is usually deposited by the decomposition of silane gas (SiH4) on heated sapphire substrates. The advantage of sapphire is that it is an excellent electrical insulator, preventing stray currents caused by radiation from spreading to nearby circuit elements. SOS has seen little commercial use to date because of difficulties in fabricating the very small transistors used in modern high-density applications. This drawback is because the SOS process results in the formation of dislocations, twinning and stacking faults from crystal lattice disparities between the sapphire and silicon. Additionally, there is some aluminium, a p-type dopant, contamination from the substrate in the silicon closest to the interface.

ilicon on Sapphire Circuits and Systems

The advantages of the SOS technology allowed research groups as Yale e-Lab to fabricate a variety of SOS circuits and system that benefit from the technology and advance the state-of-the-art in:

* analog-to-digital converters (a nano-Watts prototype was produced by Yale e-Lab) [http://pantheon.yale.edu/~ec337/pubs/ADCTCASII2006.pdf] [http://pantheon.yale.edu/~ec337/pubs/2c1cisosadc.pdf]
* monolithic digital isolation buffers [http://pantheon.yale.edu/~ec337/pubs/isoAICSP2006.pdf]
* SOS-CMOS image sensor arrays (one of the first standard CMOS image sensor arrays capable of transducing light simultaneously from both sides of the die was produced by Yale e-Lab) [http://pantheon.yale.edu/~ec337/pubs/eletsSOSImgrRev1.pdf]
* patch-clamp amplifiers [http://pantheon.yale.edu/~ec337/pubs/iscas06%20patchi06.pdf]
* energy harvesting devices [http://pantheon.yale.edu/~ec337/pubs/harvestEL2006.pdf]
* three-dimensional (3D) integration with no galvanic connections
* charge pumps [http://pantheon.yale.edu/~ec337/pubs/el2005_isolationcp.pdf]
* temperature sensors [http://pantheon.yale.edu/~ec337/pubs/harvestEL2006.pdf]

Substrate Analysis - SOS Structure

An example of an SOS product manufacturer is San Diego, California-based company Peregrine Semiconductor. The application of epitaxial growth of silicon on sapphire substrates for fabricating MOS devices involves a silicon purification process that mitigates crystal defects which result from a mismatch between sapphire and silicon lattices. The Peregrine PE42612 SP4T switch is formed on an SOS substrate where the final thickness of silicon is approximately 95nm. Silicon is recessed in regions outside the polysilicon gate stack by poly oxidation and further recessed by the sidewall spacer formation process to a thickness of approximately 78nm.

See also

* Silicon on Insulator
* Radiation hardening
* e-Lab
* Semiconductor Insights