Gigabit Media Independent Interface
- Gigabit Media Independent Interface
Gigabit Media Independent Interface (GMII) is an interface between the Media Access Control (MAC) device and the physical layer (PHY). The interface defines speeds up to 1000 Mbit/s, implemented using an eight bit data interface clocked at 125 MHz, and is backwards compatible with the Media Independent Interface (MII) specification. It can also operate on fall-back speeds of 10/100 Mbit/s as per the MII specification.
Data on the interface is framed using the IEEE Ethernet standard. As such it consists of a preamble, start of frame delimiter, Ethernet headers, protocol specific data and a cyclic redundancy check (CRC) checksum.
The GMII interface is defined in IEEE Standard 802.3, 2000 Edition [http://ieeexplore.ieee.org/xpl/standardstoc.jsp?isnumber=19017]
*GTXCLK - clock signal for gigabit TX.. signals (125 MHz)
*TXCLK - clock signal for 10/100 Mbit signals
*TXD [7..0] - data to be transmitted
*TXEN - transmitter enable
*TXER - transmitter error (used to corrupt a packet)
Notes on transmit clocks
There are two clocks, depending on whether the PHY is operating at gigabit or 10/100 Mb speeds. For gigabit speeds, the GTXCLK is supplied to the PHY and the TXD, TXEN, TXER signals are synchronized to this. Otherwise for 10/100 Mb the TXCLK (supplied by PHY) is used for synchronizing those signals. This operates at either 25 MHz for 100 Mb or 2.5 MHz for 10 Mb connections. The receiver clock is much simpler, with only one clock, which is recovered from the incoming data. Hence the GTXCLK and RXCLK are not coherent.
*RXCLK - received clock signal (recovered from incoming received data)
*RXD [7..0] - received data
*RXDV - signifies data received is valid
*RXER - signifies data received has errors
*COL - Collision Detect (half-duplex connections only)
*CRS - Carrier Sense (half-duplex connections only)
*MDC - Management interface clock
*MDIO - Management interface I/O bidirectional pin.
The management interface controls the behaviour of the PHY. There are 32 addresses, each containing 16 bits. The first 16 addresses have a defined usage (see "IEEE 802.3,2000-22.2.4 Management Functions"), while the others are device specific. These registers can be used to configure the device (say "only gigabit, full duplex", or "only full duplex") or can be used to determine the current operating mode.
* Reduced Gigabit Media Independent Interface (RGMII)
* Media Independent Interface (MII)
* Serial Gigabit Media Independent Interface (SGMII)
Look at other dictionaries:
Serial Gigabit Media Independent Interface — The Serial Gigabit Media Independent Interface (SGMII) is a sequel of MII, a standard interface used to connect an Ethernet MAC block to a PHY. It is used for Gigabit Ethernet (contrary to Ethernet 10/100 for MII). It differs from GMII by its low … Wikipedia
Reduced Gigabit Media Independent Interface — (RGMII) specifies a particular interface between an Ethernet MAC and PHY.RGMII uses half the number of pins as used in the GMII interface. This reduction is achieved by clocking data on both the rising and falling edges of the clock, and by… … Wikipedia
10 Gigabit Media Independent Interface — (XGMII) is a standard for connecting full duplex 10 Gigabit Ethernet (10GbE) ports to each other and to other electronic devices on a printed circuit board. It is composed from two 32 bits datapaths (Rx Tx) and two 4 bits control flows (Rxc Txc) … Wikipedia
Media Independent Interface — The Media Independent Interface (MII) was originally defined as a standard interface used to connect a Fast Ethernet (i.e. 100 Mbit/s) MAC block to a PHY chip. The MII design has been extended to support reduced signals and increases speeds.… … Wikipedia
Media Independent Interface — Der Ausdruck Media Independent Interface (MII) wurde bei FastEthernet für Netzwerkkomponenten eingeführt. Er teilt Fast Ethernet Chipsätze in zwei Komponenten auf: Das Media Dependent Interface (MDI) und das MII. Die Schnittstelle zwischen MII zu … Deutsch Wikipedia
Reduced Media Independent Interface — (RMII) is a standard that addresses the connection of Ethernet physical layer transceivers (PHY) to Ethernet switches. It reduces the number of signals/pins required for connecting to the PHY from 16 (for an MII compliant interface) to between 6… … Wikipedia
Gigabit interface converter — GBIC redirects here. For Gold Based Internet Currency, see digital gold currency. 1000BASE SX GBIC A gigabit interface converter (GBIC) is a standard for transceivers, commonly used with Gigabit Ethernet and fibre channel in the 1990s. By… … Wikipedia
Gigabit Ethernet — In diesem Artikel oder Abschnitt fehlen folgende wichtige Informationen: Metro Ethernet. Du kannst Wikipedia helfen, indem du sie recherchierst und einfügst … Deutsch Wikipedia
Medium dependent interface — Hub with three MDIX ports and one switchable port circa 1998 A medium dependent interface (MDI) describes the interface (both physical and electrical) in a computer network from a physical layer implementation to the physical medium used to carry … Wikipedia
Medium Dependent Interface — (англ. интерфейс зависящий от передающей среды) или MDI порт Ethernet абонентского устройства (например, сетевых карт ПК). Позволяет таким устройствам, как сетевые концентраторы или коммутаторы подключаться к другим концентраторам без… … Википедия