JHDL

JHDL

JHDL (Just-Another Hardware Description Language) is a low level hardware description language, focused primarily on building circuits via an Object Oriented approach that bundles collections of gates into Java objects. Implemented as a toolset and class library on top of the Java programming language, its primary use is for the design of field-programmable gate arrays (FPGAs). Particular attention was paid to supporting the Xilinx series of chips.

When the design is ready to be placed in a fabric, the developer simply generates an Electronic Design Interchange Format (EDIF) netlist and imports it into his favorite toolkit. Once imported, the developer should be able to transfer the circuit via a Joint Test Action Group (JTAG) cable. EDIF netlisting is supported for the XC4000, Virtex, and Virtex-II series of FPGAs.

JHDL was developed at BYU in the Configurable Computing Laboratory, the project initiated in 1997 [http://doi.ieeecomputersociety.org/10.1109/ASAP.2006.65] .

Features

The JHDL language features include:

* Structural hardware design
* Flexible module generators
* Table-generated finite state machines
* A graphical "Workbench" toolkit

Behavioral synthesis is not yet fully supported.

The integrated JHDL Workbench environment is designed to allow developers to graphically test and trace their circuit designs. This tool includes:

* A graphical schematic viewer
* A multiclock cycle-based simulator
* A command line interface
* A complete list of all wires and gates
* A complete status of all values passing through the circuit

Naming

Originally, the J in "JHDL" stood for "Java". However, to prevent trademark issues, the name has been backronymed to stand for Just-Another Hardware Description Language.

External links

* [http://www.jhdl.org/ Official JHDL website]
* [http://splish.ee.byu.edu BYU's Configurable Computing Laboratory]
* [http://www.alanfeldstein.com/products/software/jhdl/ Cosmic Horizon JHDL]


Wikimedia Foundation. 2010.

Игры ⚽ Поможем написать курсовую

Look at other dictionaries:

  • JHDL — ist die Abkürzung für Just Another Hardware Definition Language und ist ein Open Source Projekt, das 1997 in der Brigham Young University begann. Die Idee von JHDL ist, in Java geschriebene Programme derart in VHDL umzusetzen, dass eine damit… …   Deutsch Wikipedia

  • Java Hardware Definition Language — JHDL ist die Abkürzung für Just Another Hardware Definition Language und ist ein Open Source Projekt, das 1997 in der Brigham Young University begann. Die Idee von JHDL ist, in Java geschriebene Programme derart in VHDL umzusetzen, dass eine… …   Deutsch Wikipedia

  • Just Another Hardware Definition Language — JHDL ist die Abkürzung für Just Another Hardware Definition Language und ist ein Open Source Projekt, das 1997 in der Brigham Young University begann. Die Idee von JHDL ist, in Java geschriebene Programme derart in VHDL umzusetzen, dass eine… …   Deutsch Wikipedia

  • Field-programmable gate array — FPGAs should not be confused with the flip chip pin grid array, a form of integrated circuit packaging. A field programmable gate array is a semiconductor device containing programmable logic components called logic blocks , and programmable… …   Wikipedia

  • Hardware description language — In electronics, a hardware description language or HDL is any language from a class of computer languages and/or programming languages for formal description of electronic circuits. It can describe the circuit s operation, its design and… …   Wikipedia

  • Selbstkonfigurierendes System — Bei Selbstkonfigurierenden Systemen handelt es sich um digitale Elektronik, die sich bei Bedarf oder aufgrund eines Programms in ihrer logischen Funktionsweise (Schaltung) verändert. In der technischen Informatik stellt dieser Begriff die… …   Deutsch Wikipedia

  • Hectagone — Polygone Pour les articles homonymes, voir Polygone (homonymie). En géométrie euclidienne, un polygone (du grec polus, nombreux, et gônia, angle) est une figure géométrique plane, formée d une suite de segments, chacun d entre eux partageant une… …   Wikipédia en Français

  • Verilog — Класс языка: Язык описания аппаратуры Появился в: 1983 1984 Автор(ы): Phil Moorby, Prabhu Goel Расширение файлов: .v Verilog, Verilog HDL (англ. Verilog Hardwar …   Википедия

  • Язык описания аппаратуры — (англ. hardware description language) тип компьютерных языков для формального описания электрических цепей, особенно цифровой логики. Он описывает структуру и функционирование цепи. Основные представители Наиболее часто используются языки… …   Википедия

Share the article and excerpts

Direct link
… Do a right-click on the link above
and select “Copy Link”